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The aggressive downscaling of complementary metal–oxide–semiconductor
(CMOS) technology to the sub-21-nm technology node is facing great chal-
lenges. Innovative technologies such as metal gate/high-k dielectric integra-
tion, source/drain engineering, mobility enhancement technology, new device
architectures, and enhanced quasiballistic transport channels serve as possi-
ble solutions for nanoscaled CMOS. Among them, mobility enhancement
technology is one of the most promising solutions for improving device per-
formance. Technologies such as global and process-induced strain technology,
hybrid-orientation channels, and new high-mobility channels are thoroughly
discussed from the perspective of technological innovation and achievement.
Uniaxial strain is superior to biaxial strain in extending metal–oxide–semi-
conductor field-effect transistor (MOSFET) scaling for various reasons. Typi-
cal uniaxial technologies, such as embedded or raised SiGe or SiC source/
drains, Ge pre-amorphization source/drain extension technology, the stress
memorization technique (SMT), and tensile or comprehensive capping layers,
stress liners, and contact etch-stop layers (CESLs) are discussed in detail. The
initial integration of these technologies and the associated reliability issues
are also addressed. The hybrid-orientation channel is challenging due to the
complicated process flow and the generation of defects. Applying new high-
mobility channels is an attractive method for increasing carrier mobility;
however, it is also challenging due to the introduction of new material sys-
tems. New processes with new substrates either based on hybrid orientation
or composed of group III–V semiconductors must be simplified, and costs
should be reduced. Different mobility enhancement technologies will have to
be combined to boost device performance, but they must be compatible with
each other. The high mobility offered by mobility enhancement technologies
makes these technologies promising and an active area of device research
down to the 21-nm technology node and beyond.
Key words: Nanoscale CMOS device, mobility enhancement technology,
process-induced strain, high-mobility channel
INTRODUCTION
In the past half-century, the integrated circuit
(IC) industry has been growing rapidly, benefiting
from the dimensional downscaling of transistors
according to Moore’s law as well as larger wafer
sizes. This downscaling results in higher perfor-
mance, lower power consumption, more complex
functionality, faster device speeds, and lower cost
per transistor. As the feature size of MOSFETs
shrinks down to sub-21-nm nodes, CMOS tech-
nology faces tremendous challenges, including
severe short-channel effects (SCEs), degraded drive
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capability, boron penetration and polysilicon
depletion, high-field effects, direct gate tunneling
current, and high series resistance. Unprecedented
difficulties must be overcome if Moore’s law is to be
followed. Figure 1 summarizes the main challenges
in the scaling of traditional planar bulk MOSFETs,
and Table I provides the main projected targets
for high-performance logic technology at the 21-nm
technology node, as predicted by the Interna-
tional Technology Roadmap for Semiconductors
(ITRS).1
As channel gate lengths are scaled down to the
sub-21-nm range, mobility degradation becomes
more severe, though mobility still effectively
describes FET performance in the quasiballistic
conduction state for the overall consideration of
different degradation mechanisms.2 The degrada-
tion of carrier mobility and SCEs caused by ultra-
high and nonuniform channel doping, high surface
scattering, and vertical electric fields makes mobil-
ity enhancement engineering the most important
technique in improving device performance.3 Three
common mobility enhancement methods are (1)
uniaxial strain through stress liners, embedded
SiGe source/drain for pMOS and SiC source/drain
for nMOS, stress memorization or biaxial global
strain generated by epitaxial growth of a thin Si
layer on top of a relaxed SiGe substrate; (2) the
adoption of a hybrid-orientation substrate; and (3)
the utilization of group III–V materials or pure
germanium as the channel. Mobility enhancement
technologies are still effective, even in the ballistic
region, where ballistic efficiency and the injection
velocity can be increased.4
In the following sections of this paper, various
mobility enhancement technologies will be thor-
oughly reviewed, and possible future trends will
also be discussed.
Fig. 1. Main challenges for CMOS technology at the 21-nm technology node. DIBL: drain induced barrier lowering.
Table I. High-performance logic technology requirements for extended planar bulk at the 21-nm technology











17 1.8 (nMOS)/2.3 (pMOS) 8.2 1.3
Average Vdd (V) Maximal Ion/Ioff (lA/lm) Saturated threshold voltage (V) Intrinsic delay (ps)
0.81 1680/0.1 (nMOS), |0.302| 0.45 (nMOS)/0.55 (pMOS)
1377/0.1 (pMOS)
MPU: Micro processor unit.
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GLOBAL (BIAXIAL) AND PROCESS-
INDUCED (UNIAXIAL) STRAIN
The introduction of stress into a silicon channel is
desirable because of its low cost, compatibility with
traditional CMOS processing, and high efficiency
compared with new channel materials with high
mobility, such as Ge and III–V materials. There are
two major techniques to exert strain on a Si chan-
nel: imposing global biaxial strain on the entire
wafer and locally applying uniaxial strain to certain
areas.
Global Biaxial Strain
In Fig. 2, the biaxial tensile strain at an interface,
induced by the crystal lattice mismatch between Si
and SiGe, can be realized either by growing a thin Si
layer on a relaxed SiGe substrate epitaxially5 or
growing strained silicon directly on an insulator by
a bond and etch-back technique.6 Consequently, in
the energy band of the strained Si, the sixfold-
degenerate valleys are split into two sets of twofold
and fourfold bands, giving rise to enhanced carrier
transport. Furthermore, the repopulation of the
energy bands and the reduction of intervalley pho-
non scattering boost carrier mobility significantly,
especially for bulk nMOSs.7 Biaxial strain can also
be introduced by SiGe-free strained silicon-
on-insulator (SOI) technology, which uses a wafer
bonding technique. Devices fabricated using this
method are free of high off-state leakage due to
the elimination of dislocation cores at the strained
Si/SiGe interface.8,9 It was demonstrated that nMOSs
exhibit a 112% electron mobility enhancement and
nearly ideal subthreshold slopes of 66 mV/dec.10
Biaxial global strain technology possesses inher-
ent and obvious drawbacks, however, which make it
difficult to implement in practice. First, when the
Ge content (%) reaches a moderate value, the elec-
tron mobility enhancement will saturate. Moreover,
this mobility enhancement will be significantly
impaired at high electric fields due to surface
roughness scattering. Additionally, to enhance the
mobility for holes, high Ge contents (>30%) are
usually required, which conflicts with the moderate
Ge content requirement for electron mobility
enhancement. Therefore, the compromise in mobil-
ity enhancement between electrons and holes
remains a significant challenge.11 Complex pro-
cesses, defects, high costs, and self-heating effects
arising from the low thermal conductivity of SiGe
also limit its applicability.
As device dimensions shrink, strain is, however,
offset by the augmented effective field and corre-
sponding quantum confinement effects, which lead
to reduced hole mobility. Moreover, at high pro-
cessing temperatures, the strain will be released in
the form of dislocations, and Ge may diffuse into the
strained Si layer or even further to the interface of
the strained Si/gate dielectric layer, which narrows
the processing window of the thermal budget.
Uniaxial Process-Induced Strain
With respect to aggressively downscaled MOS-
FETs, uniaxial strain is superior to biaxial strain in
the following aspects: (1) Uniaxial stress can offer
high hole mobility enhancement in both low strain
and high vertical electric fields due to additive
strain and confined splitting, larger two-dimen-
sional in-plane density of states, and smaller con-
ductivity mass;12 (2) Uniaxial stress-enhanced
electron and hole mobilities mainly arise from
reduced conductivity effective mass13 versus reduced
scattering for biaxial stress. Therefore, uniaxial
stress provides larger drive current improvement
for nanoscaled short-channel devices with minimal
increases in manufacturing complexity.14 (3) Uni-
axial stress causes n-channel threshold voltage
shifts that are approximately five times smaller15
and, thus, do not require adjustment in substrate
doping. (4) Process-induced uniaxial stress
increases with decreasing channel length.16 (5) A
uniaxially strained device shows much better reli-
ability.17 (6) Smaller leakages arise from reduced
bandgap narrowing, as compared with biaxial ten-
sile stress, which causes much greater band-to-band
tunneling (BTBT) leakage.18 (7) Significantly less
strain (59) is required for hole mobility enhance-
ment when applying longitudinal uniaxial com-
pression versus in-plane biaxial tension using the
conventional SiGe substrate approach. Therefore,
process-induced uniaxial stress is very promising
for scaling down CMOS technology as per the goals
of the proposed roadmap.
However, the drawbacks of uniaxial stress (e.g.,
the localized stress dependence on device size and
defects from additional processes) may affect the
overall performance and must be addressed
carefully.
Fig. 2. nMOS with strained Si channel grown epitaxially on relaxed
SiGe substrate (Reprinted from Ref. 11 with permission. Copyright
2001, IEEE publisher).
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Uniaxial stress introduced from manufacturing
processes, such as shallow-trench isolation (STI)19
or silicidation, have already been implemented
at the 90-nm technology node.20 However, STI-
originated stress causes both dislocations and elec-
tron mobility degradation as well as increased
junction leakage as a result of bandgap narrow-
ing.21 Moreover, the gate direct tunneling current of
holes in the inverted regime increase as STI-in-
duced stress increases, as the growth of the gate
oxide is slowed by the stress.22 Therefore, uniaxial
stress introduced by STI and silicide may need to be
suppressed23 to suppress junction leakage.24
Other promising ways to induce uniaxial strain,
such as use of a stress nitride contact etch-stop layer
(CESL)25,26 in the recessed source/drain regions
filled with SiGe for pMOSs27 and SiC for nMOSs,
and the stress memorization technology28,29 for
nMOSs, are discussed below.
Embedded or Raised SiGe and SiC Source/Drain
Figure 3 shows one way to fabricate an embedded
or raised SiGe/SiC source/drain. First, the source/
drain regions are etched to form recessed regions.
Then, SiGe (pMOS) or SiC (nMOS) grows epitaxi-
ally in the recessed regions. A 35% improvement in
the drive current of pMOSs with embedded SiGe
source/drain was demonstrated.30
To drive Ge deeper into the source/drain regions
and, thus, further increase the strain, a local Ge
condensation technique without recessed etching
was proposed.31,32 The key to this technique is
selective epitaxial growth (SEG) of Si0.7Ge0.3 in the
source/drain regions, followed by dry oxidation at
950C or higher to drive Ge into the source/drain
regions. The embedded SiGe induces lateral com-
pressive stress, which leads to the reduction in the
effective mass of holes and consequently a signifi-
cant saturation drive current enhancement of
38%.33
Regarding the application of Si1xGex stressors,
trade-offs between performance and leakage as a
function of Si1xGex depth, Ge concentration, pro-
cess sequence, geometry, and layout must be con-
sidered carefully.32,34 Although deeper Si1xGex
layers, higher Ge concentration, and higher source/
drain elevation result in larger strain, the leakage
simultaneously increases because SiGe approaches
the metallurgical junction. Implantation and
annealing after SiGe regrowth is not desirable
because of the high junction leakage induced by
bandgap narrowing due to the Ge mole fraction as
well as the compressive stress in SiGe. The
improvement in the current is also sensitive to the
orientation of the Si channel because the piezore-
sistance is directional.
With a longitudinal compressive stress above
1 GPa in the channel, a low-field mobility
enhancement of 140% is observed. This significant
improvement is explained by band repopulation and
transverse mass modulation.35
The incorporation of a Si:C stressor in source/
drain regions could exert lateral tensile stress in the
channel, which is beneficial to nMOSs. A straight-
forward approach is to recess the source and drain
regions by etching and then deposit Si:C using a
selective epitaxial process.36 High-performance
nMOSs with epitaxially grown phosphorus-doped
SiC source/drain stressors have been demon-
strated.37 SiC strain is fully preserved through
epitaxial-last processes with only one laser anneal-
ing step, and low parasitic resistance is achieved by
in situ phosphorus-doping (3 9 1020 cm3 to 4.8 9
1020 cm3) and intimate stressor-to-channel prox-
imity (10 nm to 20 nm). A mobility enhancement of
13% and a corresponding on-current enhancement
of 9% in control devices with gate lengths of 60 nm
have been achieved. Furthermore, the Si:C stressor
and tensile stress liner (TL) are integrated at the
45-nm node. The ground rules and processes in-
volved in the aforementioned techniques are shown
in Fig. 4. nMOSs with Si:C stressors (1.9% substi-
tutional C and 3 9 1020 cm3 P) showed a 25%
enhancement in mobility and 9% enhancement in
on-current over the best 45-nm node baseline using
the stress memorization technique (SMT) and ten-
sile liner stressors.38
Fig. 3. Formation of embedded source/drain regions (left panel) and a cross-sectional transmission electron microscopy image of a pMOS
transistor with an embedded SiGe stressor (right panel). (Reprinted from Ref. 16 with permission. Copyright 2006, IEEE publisher).
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The critical issue in enabling eSi:C stressors for
high-performance nMOSs with short channels and
thin gate oxides is the source/drain extension doping
concentration, which strongly affects the extension
structural and electrical connectivity. The draw-
backs of in situ-doped SiC stressor technology are
also evident. It is difficult to grow Si:C stressors with
[C]sub > 1 at% due to the extremely low solid solu-
bility of C in Si; it is also difficult to keep C atoms at
substitutional sites during thermal processing,
which causes stress loss. Recently, solid-phase epi-
taxy (SPE) has provided an excellent way to fabri-
cate nMOSs with eSi:C stressors. For SPE growth of
eSi:C stressors, C is first implanted into a Si sub-
strate, and then an amorphous layer with C atoms is
formed. Upon thermal treatment at low tempera-
ture, the amorphous layer will completely regrow
with C atoms at the substitutional positions.39 A
tensile stress of 615 MPa was generated in a channel
with a record high 1.65 at.% substitutional C con-
centration in the source and drain regions, resulting
in a 35% improvement in electron mobility.
Ge Pre-amorphization Source/Drain Extension
Technology
Germanium pre-amorphization implantation
(PAI) for source/drain extension of pMOSs is a
meaningful method for maintaining a high effective
hole mobility at a high vertical electric field. An
improvement of up to 32% in the effective mobility
of holes is obtained at a vertical electric field of 0.6
MV/cm for a pMOS with a gate length of 90 nm, as
shown in Fig. 5.40 The scalability of this technique
has been demonstrated without any influence on
electron mobility. source/drain extension implanta-
tion is performed by Ge PAI and low-energy
implantation after offset spacer formation. The Ge
PAI method not only suppresses boron ion chan-
neling but also improves the activation efficiency of
boron. This leads to a 38% and 109% improvement
in junction depth and surface concentration,
respectively. More importantly, the Ge PAI method
also introduces a large uniaxial compressive stress
in the channel, which significantly improves the
hole mobility. As an ion implantation process, the
dose and energy of Ge implantation should also be
optimized carefully to balance between strain
effects and the leakage of ultrashallow junctions.
An improvement in the effective hole mobility of
up to 43% has been achieved for a pMOS with a
35-nm gate length and optimized Ge PAI with a
vertical effective field of 1.1 MV/cm. A significant
comprehensive strain of up to 3.0% has been con-
firmed by zero-order Laue zone diffraction with
large-angle convergent-beam electron diffraction
patterns in a transmission electron microscope. The
depth profiles of residual compressive strain and
shear strain in the channel are also shown.41 By
using Ge PAI, a high-performance CMOS of 22-nm-
gate-length, and well behaved 32 dividers embed-
ded with a 201-stage ring oscillator based on the
27-nm-gate-length CMOS technology, have been fab-
ricated. The strained channel induced by Ge PAI for
source/drain extension demonstrates that this tech-
nique is simple, low cost, and highly manufacturable.
Stress Memorization Technique (SMT)
As a design rule, such as for the shrinking of gate
pitch, the effects of stress liners and epitaxial SiGe
growth in the source/drain regions are weakened
because of reduced source/drain areas. Therefore, the
SMT is emerging as a way to overcome the drawbacks
of stress liners and epitaxial stressors. As shown in
Fig. 4. Cross-sectional transmission electron microscopy (TEM) images of typical eSi:C poly-gate nMOS device: (a) post epitaxial growth and (b)
post device fabrication to first metal (M1) (Reprinted from Ref. 38 with permission. Copyright 2008, IEEE publisher).
Fig. 5. Schematic of a strained-channel pMOS with uniaxial com-
pressive stress of the channel induced by Ge PAI for source/drain
extension (Reprinted from Ref. 40 with permission. Copyright 2008,
IEEE publisher).
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Fig. 6, the SMT for nMOS devices is introduced by
selective deposition of a high-tensile nitride layer on
an n+ poly-Si gate electrode as a stressor with poly-
amorphous implantation performed in advance. This
high-tensile nitride capping layer is removed after
poly-recrystallization and source/drain activation.
A current drivability improvement greater than 15%
has been obtained for nMOSs due to the memorized
strain underneath the poly-gate electrode without
any degradation of the pMOS.42
Grain growth leads to gate volume expansion,
which induces large stresses in polysilicon. The
memorized stress in the poly-gate results in high
vertical compressive strain in the channel.43
Because P diffuses into the channel, deteriorating the
short-channel effects, it is not suitable as an n-type
impurity. Using additional laser-spike annealing
(LSA) after spike rapid thermal annealing (RTA) for
SMT annealing, a thicker SMT layer and sidewall
spacer materials with high Young’s moduli will
induce larger stain; however, physical damage to
the gate oxynitride is also induced. Therefore,
compromises between larger strain and lower leak-
age are required. Optimized PAI conditions and
tilted buffer implantation technique are required to
suppress implantation damage to the upper part of
the sidewalls and the defects at the sidewall edges.
When SMT applied to an initially low-stress film,
its stress significantly increases after spike anneal-
ing. This distinct shift in stress effectively memorizes
the stress in the poly-Si gate; additionally, it reduces
the gate leakage of an nMOS because the grain size
changes during the SMT process, affecting the
interface between poly-Si and the gate oxide, which
modulates the barrier height in poly-Si.
The layout dependency of the SMT is small due to
uniform strain across the channel, which makes the
SMT suitable to be integrated into aggressively
scaled CMOS with tight scaling rules. The SMT
does not degrade Vth mismatch, and the Tpd–power
curve is shifted to the left, which denotes a lower
standby power.44,45
A surprising discovery was that the performance
improvement of nMOSs is not related to the
intrinsic stress level of the nitride layer but merely
relates to the SiN porosity. As the density and
Young’s modulus of SiN increase, the stress created
in the poly-Si gate increases, which is more benefi-
cial to an nMOS. Reducing either the gate length or
width is significantly helpful for the stress level as
well as the transconductance. Reducing the gate
pitch, however, will impair drive current gain
because of the lower SiN layer rigidity between two
neighboring gates with reduced SMT efficiency.
The incorporation of the SMT into CMOS fabri-
cation should ideally improve the performance of an
nMOS without degradation of pMOS. Selective
removal of the capping tensile layer in a pMOS
requires four additional process steps, including a
specific lithography step, which significantly com-
plicates the fabrication process. By optimizing the
properties of the capping nitride, dopant activation,
and poly-Si gate mechanical stress, a novel SMT for
45-nm CMOS with neither additional steps nor
masks was proposed,46 displaying a performance
improvement of 7% for nMOS and no performance
degradation for pMOS. The possible performance deg-
radation of a pMOS (i.e., reduction in the inversion
capacitance slope and increase in subthreshold
slope) is attributed to hydrogen within the capping
oxide, which cannot be flushed out due to the SiN
capping layer, causing B deactivation and exodif-
fusion, as shown in Fig. 7a. A porous SiN layer
with a high deposition temperature can prevent
the performance degradation of pMOS due to the
removal of H, as shown in Fig. 7b.
Recently, Ortolland claimed that the degradation
of pMOS is not simply due to strain effects but is
strongly influenced by the hydrogen content of the
SMT stressor layer. Based on this assumption, a
maskless SMT process without pMOS performance
degradation (Fig. 8) has been proposed.47 The key to
this technique is to utilize an ultraviolet (UV)-cured
nitride stressor with a low concentration of hydro-
gen in conjunction with optimized channel orienta-
tion to avoid the degradation of pMOSs while
maintaining the performance improvement of
nMOSs. X-ray diffraction (XRD) results show that
the performance gain in an nMOS results not only
from the mechanical stress created in the poly-Si
gate during SMT processing but also from the
additional contribution of the source/drain regions.
Stress Liners as a Contact Etch-Stop Layer
The introduction of a strain CESL (tensile and
compressive liners for nMOSs and pMOSs, respec-
tively) is an efficient way to enhance mobility. A
CESL with intrinsic tensile stress tends to shrink;
however, the shrinkage is counteracted by the
stress induced in the source/drain, gate, and spacer
regions, as the CESL is restrained within these
regions. The stress in the source/drain, spacer, and
gate regions is finally transferred to the channel.
For the case of intrinsic tensile stress, the CESL
expands the poly-gate and the channel regions,
resulting in tensile stress in the channel. On the
Fig. 6. Typical process sequence and key process parameters of
the selective SMT for nMOS. NSD: NFET source/drain, PSD: PFET
source/drain (Reprinted from Ref. 43 with permission. Copyright
2008, IEEE publisher).
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sidewall of the spacers, the vertical shrinkage of the
CESL leads to compression of the poly-gate region,
which, in turn, produces compressive vertical stress
in the gate material and channel. It is worth noting
that CESL technology is not compatible with source/
drain stressors such as Si1xGex and Si1xCx for
reduced gate topography. An intrinsic tensile
(compressive) stress in a CESL results in a tensile
(compressive) parallel stress in the channel and a
compressive (tensile) vertical stress. A thicker
CESL leads to larger channel stress, but the stress
starts to saturate for CESLs thicker than 40 nm to
50 nm.48 A parallel tensile stress and a vertical
compressive stress induced by a CESL with intrin-
sic tensile stress are favorable for electron mobility,
whereas only the parallel stress induced by a CESL
with intrinsic compressive stress is helpful for
enhancement of hole mobility. It is crucial that the
spacer width is scaled proportionally to the gate
length in order to reduce the layout sensitivity of
both the vertical and parallel stress and to preserve
the highest possible stress level in the densest
layouts.
A novel method for depositing a liner-stressor
material composed of diamond-like carbon (DLC)
with a very high intrinsic compressive stress up to
6 GPa is applied to FinFETs.49 An enhancement
above 30% in Idsat is observed for FinFETs with a
20-nm-thick DLC liner stressor over control devices,
which is attributed to the coupling of compressive
stress from the DLC liner to the channel. The
physical origin of hole mobility enhancement has
proven to be the small effective mass of the top
valence band rather than any scattering modifica-
tion; this mobility gain is maintained even at high
electric field.50
Plasma-enhanced chemical vapor deposition
could be used to produce a SiN CESL. The intrinsic
stress in the SiN CESL could be modulated using
different radiofrequency (RF) powers or thick-
nesses. A highly tensile-strained layer with 1.2 GPa
of pressure and a highly compressive-strained layer
with 1.8 GPa of pressure have been demonstrated
to be responsible for the performance enhancement
(10% for nMOS, 17% for pMOS).51 Strain edge
effects are dominant when the gate length is
extremely small, whereas stress becomes less ten-
sile for larger devices. The strain in the channel is
also strongly dependent on geometrical parameters
(W, Lgate).
Efforts to integrate strain in CMOS could resort
to dual CESL technology, as illustrated in Fig. 9.52
The tensile and compressive SiN layer in nMOS and
pMOS devices, respectively, are deposited sequen-
tially and etched selectively. The resulting nMOS
delivers an on-current of 1.05 mA/lm and an
Fig. 8. Schematic illustration of the maskless SMT process without
degradation of pMOS performance. BEOL: back end of the line (Rep-
rinted from Ref. 47 with permission. Copyright 2009, IEEE publisher).
Fig. 7. (a) Schematic representation of hydrogen effects on boron deactivation and exodiffusion; (b) schematic representation of nitride with/
without hydrogen flush through (Reprinted from Ref. 46 with permission. Copyright 2006, IEEE publisher).
Fig. 9. Dual stress liner process architecture with tensile and com-
pressive silicon nitride capping layers (Reprinted from Ref. 16 with
permission. Copyright 2006, IEEE publisher).
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off-current of 70 nA/lm at a 1-V drain bias. A pMOS
exhibits a 66% increase in linear drain current and
a 55% increase in saturation current. The
improvement in the drain current for nMOS and
pMOS devices depends on the channel doping con-
centration. Channel doping should be kept as low as
possible to avoid deterioration of the improvement
in drain current.
Complicated process steps are required in dual
stress liner technology to enhance the drive cur-
rents for both nMOS and pMOS devices simulta-
neously. Therefore, a novel ultimate spacer process
(USP) with a single stress liner has been developed,
resulting in a 15% and 7% drive current improve-
ment for nMOS and pMOS devices, respectively.53
Except for the single USP step inserted into the
salicide module for both nMOS and pMOS devices,
the whole process is commonly exempt from extra
lithography steps. In combination with the oriented
channel and poly stressors, current increases of 25%
for nMOSs and 35% for pMOSs are achieved
Combination of Different Strain Schemes
As the dimensional shrinkage of devices proceeds,
different schemes must be combined together. Pre-
liminary research has focused mainly on the com-
bination of CESLs and source/drain stressors for
CMOS integration, for example, SiGe stressors for
pMOS and CESLs for nMOS.
By integrating a HfO2/TiN/poly gate stack with a
SiGe stressor and a compressive nitride CESL, as
shown in Fig. 10,54 an improvement of up to 65% for
Idsat has been demonstrated for pMOS devices. A
100-nm-thick CESL with 1.5 GPa of compressive
stress is added after Ni silicidation in the typical
epitaxy SiGe source/drain process. An on-current of
422 lA/lm and off-current of 20 pA/lm are obtained
at Vdd = 1.1 V and 25% Ge concentration. Further-
more, a recessed Si0.8Ge0.2 stressor and compressive
CESL have been successfully integrated, resulting
in an 85% Idsat improvement and a nearly 200%
improvement in the hole mobility of a pMOS with a
70-nm gate length.55
The drive current improvements from recessed
Si0.8Ge0.2 plus a compressive nitride layer are
additive; furthermore, it has been shown that the
mobility enhancement is a superlinear function of
stress, leading to larger additive gains in drive
current when combining several stress sources.
The most important step in CESL technology is
the deposition of highly stressed nitride. During the
deposition of a SiN film in an optimized plasma
environment in combination with heavy-ion bom-
bardment, an engineered compressive stress of 2.5
GPa could be used to form source/drain regions with
SiGe stressors. A uniaxial compressive stress
greater than 1 GPa and a drive current greater than
1 mA/lm have been achieved for pMOS devices.56
By adopting both compressive stress liners and
embedded SiGe stressors, the achieved stress (as
high as 2.4 GPa for pMOS devices) formed on
(100) substrates is larger than that for pMOS
devices formed on (110) substrates. These findings
make CMOS integration with stressors on (100)
substrates very promising.57 Figure 11 shows the
saturation velocity of holes as a function of effective
gate length with and without stressors, strongly
suggesting that the stress is additive, and the sat-
uration velocity of holes on (100) substrates is larger
than that on (110) substrates for pMOSs. When the
effective gate length becomes shorter, the satura-
tion velocity of holes on (100) substrates is superior
to that on (100) substrates.
A two-step method for creating recessed SiGe
stressors was developed to boost the performance of
pMOS devices. The process flow is detailed in
Fig. 12. The hole mobility, short-channel effects,
and source/drain resistance of pMOSs are notably
improved by carefully optimizing the device struc-
ture, such as the recess depth of source/drain
extension (SDE) and source/drain offset spacer
width.58 The combination of SiGe stressors formed
by a two-step method with compressive stress liners
would lead to a further enhancement of perfor-
Fig. 10. Cross-sectional scanning electron microscopy (SEM) image
showing SiGe in source/drain area, combined with a TiN and HfO2
combination and CESL stress booster, showing a 42-nm-gate-length
device (Reprinted from Ref. 54 with permission. Copyright 2005,
IEEE publisher).
Fig. 11. Saturation hole velocity dependence on effective gate
length (Leff) for devices with and without stressors on (a) (100) and
(b) (110) substrates (Reprinted from Ref. 57 with permission.
Copyright 2009, IEEE publisher).
Mobility Enhancement Technology for Scaling of CMOS Devices: Overview and Status 1591
mance.59 A record-high drive current of 714 lA/lm
at Vdd = 1.0 V and Ioff = 100 nA/lm was reported by
optimizing the source and drain overlap, defect
control, and elevated SiGe stressor structure.59
Figure 13 shows a cross-sectional TEM image of a
pMOS with SiGe stressors formed by combining the
two-step method with compressive stress liners.
Epitaxial SiGe stressors and tensile SiN CESL
stressors are integrated to improve the performance
of pMOS and nMOS devices simultaneously.60 The
saturated drive current of an nMOS and pMOS is
increased by 10% and 25%, respectively. By care-
fully adjusting the stress in the capping layer for
nMOS devices and adjusting the Ge concentration
in SiGe stressors for pMOS devices, the strain level
of each can be tuned independently. At large verti-
cal electric fields, the hole mobility is increased by
50% because of the large longitudinal uniaxial
compressive stress induced by SiGe stressors; at the
same time, the tensile stress induced by the SiN
capping layer does not degrade the hole mobility but
enhances the electron mobility by 20%.
Reliability Issues
Due to the reorientation of the band structure
caused by the strain, both nMOS devices with uni-
axial tensile strain and pMOS devices with com-
pressive strain show improved drive current.
However, because of the introduction of additional
processes and new materials that give rise to tensile
or compressive strain, reliability issues may also
arise.
With uniaxial tensile strain induced by a SiN cap
layer on polysilicon gate/SiON oxide, a 15%
improvement in the drive capability of nMOS
devices has been demonstrated without degrading
the noise performance.61 The cap-layer-induced
strain neither degrades the low-frequency drain
noise nor increases the degradation rate in accel-
erated stress tests. Hot-carrier stress, bias-temper-
ature instability, and time to breakdown are also
robust in this type of strained device. No significant
degradation of intrinsic negative-bias temperature
instability (NBTI) behavior is observed because of
post-oxide-growth process-induced strain on various
gate stacks, such as poly-Si/SiON, TiN/HfO2/SiO2,
and Ni fully-silicided (FUSI)/HfSiON/SiO2.
62
However, instead of the strain itself, it is the SiN
CESL that influences device performance and reli-
ability characteristics. Hydrogen passivation at the
interface accounts for the deteriorated reliability
characteristics.63
Compressive CESLs may worsen dynamic NTBI
characteristics. This is attributed to the high
hydrogen content within the SiN CESL layer as well
as the high strain placed on the channel. A strong
dependence on the alternating-current (AC) stress
frequency is observed due to excess hydrogen con-
tent in strained devices. However, the NBTI insta-
bility of strained devices could be alleviated by
operating at high frequency.64
The excess hydrogen content within SiN CESLs
can also lead to increased substrate current and
potentially aggravate hot-electron effects. The
deposition of a tetraethyl orthosilicate (TEOS) buf-
fer layer prior to that of a SiN CESL could block the
diffusion of hydrogen and thus improve the hot-
electron reliability.65
The increased strain has not been found to fun-
damentally limit hot-carrier reliability in submicron
MOS technologies and can actually improve intrin-
sic hot-carrier lifetime.66 However, the strain leads
Fig. 12. Schematic flow of the two-step process for recessed SiGe
source/drain (Reprinted from Ref. 58 with permission. Copyright
2006, IEEE publisher).
Fig. 13. Cross-sectional TEM of a pMOS device with a two-step
recessed SiGe source/drain structure and compressive stress liner
(Reprinted from Ref. 58 with permission. Copyright 2006, IEEE
publisher).
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to bandgap narrowing and an increase in the pho-
non mean free path,67 both of which contribute to
improved impact ionization. The improved impact
ionization for short-channel pMOS devices with
uniaxial strain is also ascribed to the strain-
enhanced mobility. In this case, Vdsat becomes
lower, which results in observable Vg-dependent
enhancement in Isub/Id.
68
The enhanced mechanical stress may degrade
flicker noise characteristics, especially for pMOS
devices, due to the trap states and dipoles generated
by the stress. The flicker noise could be reduced, and
the device performance could be improved, by opti-
mizing the nitrogen profile in the gate dielectric
(i.e., reducing the surface nitrogen concentration
and increasing the total number of nitrogen atoms
in the dielectric to prevent boron penetration from
the gate electrode).69
For pMOS devices with HfO2/TiN gate stacks,
using a cap layer does not degrade the magnitude of
1/f noise. However, an increase in 1/f noise is found
for pMOS devices with SiGe stressors, which results
from additional traps created in high-k dielectrics
during the epitaxial growth of SiGe stressors.70 The
applied stress does not directly correlate with the
noise magnitude. For HfSiON/SiO2 and a fully sili-
cided gate stack, the 1/f noise is not affected by SiGe
stressors, indicating that the embedded (source/
drain) processing does not degrade the quality of the
gate stack and that the intrinsic strain does not
affect 1/f noise.71
Briefly, strain engineering, when properly char-
acterized and implemented, has only a marginal
impact on oxide quality and does not compromise
long-term reliability. Strain has no intrinsic effect
on 1/f noise.72 For nMOS devices, CESL strain
(uniaxial) is much better in terms of reliability,
performance, and process simplicity, whereas
pMOS devices with SiGe stressors have the draw-
back of Ge outdiffusion. Strained SOI requires spe-
cial care due to its channel interface defects.
Although they suffer from junction leakage, nMOS
devices with SiC stressors show high drive capa-
bility. Therefore, SiC stressors with low defect
densities are important for nMOS devices. As shown
in Fig. 14, pMOS devices with SiGe stressors com-
bined with embedded diffusion barriers (EDBs)
exhibit much better NBTI characteristics as a result
of the improved junction quality. Therefore, SiGe
stressors seem to be promising in terms of perfor-
mance and reliability, but SiGe channel exhibits
worse NBTI and complex process characteristics.17
HYBRID-ORIENTATION CHANNEL
Because of the low oxide-interface charge density
and the highest electron mobility, a silicon substrate
oriented along the (100) crystalline plane is desir-
able for nMOS devices. However, the highest hole
mobility occurs in Si(110) with a channel along the
<110> direction; moreover, the peak mobility of
Si(110) is more than twice than that of Si(100).
Therefore, to take full advantage of electron and
hole mobility simultaneously, nMOS devices should
be fabricated on Si(100) and pMOS devices on
Si(110).
Hybrid-orientation technology (HOT), in which
wafer bonding and selective silicon epitaxy are uti-
lized to improve the mobilities in both nMOS and
pMOS devices simultaneously, as shown in Fig. 15,
has been proposed.73,74 Symmetrical performance of
nMOS and pMOS devices is achieved by using this
novel technology, so that area can be significantly
saved. HOT is fully compatible with existing very
large-scale integration (VLSI) technology in that no
new material is introduced, and the device structure
remains planar. Moreover, HOT is also compatible
with dual stress liners, which further improve car-
rier mobility by local strain engineering.
There are many difficulties in fabricating pMOS
devices on Si(110), such as channelling effects of
dopants along the (110) axis. Furthermore, a higher
density of surface atoms and available bonds on
Si(110) compared with Si(100) leads to a higher
interface trap density. Different surface properties
also result in orientation dependence of oxidation
and epitaxial deposition. To maximize the hole
mobility, all gates of pMOS devices must be aligned
along a single direction, because hole mobility is
strongly anisotropic in Si(110).12 Therefore, the
ground rules of layout design must be modified.
Fortunately, the impact of oxide-interface charge on
threshold voltage and subthreshold slope decreases
with gate oxide thickness. Because the nitrogen
concentration in current gate oxides is increased
and because of the expected introduction of high-k
gate dielectric materials, the detrimental effects
from surface orientation are diminishing.
Hybrid-Orientation Substrate Preparation
Hybrid-orientation substrates could be formed by
layer transfer through a wafer bonding technique,
Fig. 14. Cross-sectional TEM image of epitaxial SiGe source/drain
stressor formed by the EDB process (Reprinted from Ref. 17 with
permission. Copyright 2008, IEEE publisher).
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as shown in Fig. 16. A 150-nm-thick oxide is ther-
mally grown on a starting Si(110) substrate for
type A or Si(100) substrate for type B. Hydrogen is
then implanted through the oxide at a tilt of 7 at
room temperature to form a sheet near the inter-
face. Then, the H-implanted wafer is hydrophilically
bonded at room temperature to a handle wafer with
a different surface orientation. Low-temperature
(300C to 500C) annealing is performed in N2 to
reinforce the bonding interface before mechanical
stripping. The bonding interface is further rein-
forced by subsequent high-temperature (1100C)
annealing. Finally, the top SOI layer is chemically
and mechanically polished and thinned down to the
desired thickness.
The crystal orientation of single-crystal silicon
layers could be changed in selected areas from one
orientation to another by an amorphization/tem-
plated recrystallization (ATR) process. Therefore,
ATR could serve as an alternative approach to fab-
ricating planar hybrid-orientation substrates with
both Si(100) and Si(110) surfaces.75
Figure 17 shows the ATR process schematically.
The process starts with substrates composed of
‘‘direct-silicon-bonded’’ (DSB) overlayers of Si(110)
on Si(100) handle wafers, giving rise to a Si-to-Si
interface that is free of interfacial oxide. A DSB
substrate could be formed by a ‘‘quasi-hydrophobic’’
bonding method in which ultrathin (1 nm to 2 nm)
oxide present on the wafer surfaces during bonding
is removed by high-temperature (1320C to 1325C)
oxide dissolution annealing, leaving the desired di-
rect Si-to-Si contact at the bonding interface.76 ATR
is performed on these selected regions of Si(110)
bonded to a Si(100) handle wafer. The Si regions
selected for ATR are first separated from those that
are not selected for ATR by SiO2 trenches. The
selected regions are then amorphized by ion
implantation through openings in a resist mask and
recrystallized to form Si(100), whereas nonselected
regions remain on Si(110).
Fig. 15. Schematic cross-section of CMOS on hybrid-orientation substrates, including two types: type A with pFET on (110) SOI and nFET on
(100) silicon epitaxial layer and type B with nFET on (100) SOI and pFET on (110) silicon epitaxial layer (Reprinted from Ref. 73 with permission.
Copyright 2006, IEEE publisher).
Fig. 16. Process flow of hybrid-orientation substrate fabrication
using wafer bonding technology (Reprinted from Ref. 73 with per-
mission. Copyright 2006, IEEE publisher).
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Integration of nMOS devices on Si(100) and
pMOS devices on Si(100) in the vertical direction is
also applicable.77 The key to this integration strat-
egy relies on low-temperature molecular bonding, in
which independent optimization of channel materi-
als and the crystalline orientation of top and bottom
FETs is allowed. This method makes full use of a
hybrid-orientation substrate and high integration
density. The best hole mobility for pMOS devices on
Si(110) is obtained by rotating the top wafer by 90
during bonding. The optimization of NiSi silicide,
SPE, and in situ-doped SiGe stressors is also carried
out to achieve low parasitic resistance. Hybrid-ori-
entation technology (HOT) exhibits excellent scala-
bility due to its low thermal budget.
Device Fabrication and Characterization
Figure 18 shows a typical integration process flow
of CMOS fabrication using HOT on a hybrid-orien-
tation substrate composed of bulk and SOI.73,78
Starting with a hybrid-orientation substrate, a thin
oxide/SiN stack is deposited. One additional block
lithography and reactive ion etching (RIE) step is
used to etch through the entire stack, and the sur-
face of the underlying handle wafer is exposed.
Following spacer formation, epitaxial silicon is
selectively grown in the openings by rapid thermal
chemical vapor deposition. Owing to the nature of
epitaxy, this epi-Si has the same crystal orientation
as the handle wafer. Chemical mechanical polishing
(CMP) is performed, and the dielectric layer on top
of the SOI is removed, followed by standard CMOS
fabrication.
A significant enhancement in the performance of
pMOS devices (Ion = 730 lA/lm at Vdd = 1.0 V and
Ioff = 90 nA/lm) without degrading nMOS perfor-
mance is achieved. Wafer bonding and the selective
silicon epitaxy process introduce process integration
and circuit design complexity, which result in a
mixture of bulk and SOI devices. The HOT should
be carefully optimized for the sake of reducing Rext
and defect density, as pMOS devices fabricated by
HOT suffer from significant external resistance
(Rext).
74
Fig. 17. Schematic of the ATR approach for forming hybrid-orien-
tation substrates in substrates without (a–c) or with (d–f) trench
isolation regions (Reprinted from Ref. 75 with permission. Copyright
2005, American Institute of Physics).
Fig. 18. Integrated process flow for HOT CMOS fabrication on a hybrid-orientation substrate mixed of bulk and SOI, where nMOS is on the (100)
surface and pMOS is on the (110) surface (Reprinted from Ref. 79 with permission. Copyright 2005, IEEE publisher).
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High-performance 65-nm-technology [Lpoly =
45 nm, equivalent oxide thickness (EOT) = 1.2 nm]
bulk CMOS devices have been demonstrated on
mixed-orientation substrates using DSB wafers and
a SPE process, as shown in Fig. 19. nMOS devices
on SPE-converted Si(100) exhibit the same perfor-
mance as the controls on Si(100) (Ion = 1000 lA/lm
at Vdd = 1.0 V and Ioff = 40 nA/lm), as shown in
Fig. 20a. pMOS performance is improved by 35%
because of the hole mobility enhancement observed
on Si(110) compared with Si(100) surfaces, as shown
in Fig. 20b.79 DSB substrates and the SPE process
are fully compatible with conventional CMOS pro-
cesses, and no new material is introduced. Only one
extra lithography step is included in this process;
this includes amorphization and solid-phase epi-
taxy, which bring marginal additional cost.
APPLYING NEW HIGH-MOBILITY
CHANNELS
A 40% performance enhancement can be achieved
in pMOS devices by strain engineering to reach the
end of the ITRS roadmap; however, less than 5%
enhancement is expected for nMOS devices, indi-
cating that nMOS technology is at its limits.
Applying new channel materials, such as SiGe,80–82
Ge,83 and group III–V materials84 (GaAs, InAs,
InSb, and InGaAs), will improve the carrier mobility
through effective mass modulation and subband
structure engineering.85 The guidelines for modu-
lating effective mass are summarized as follows:86
(1) heavier mz for reducing inversion-layer thick-
ness and increasing Cthicknessinv: ; (2) lighter mx for
increasing ts; (3) optimized D2D in thin tox for trade-
offs between CDOSinv: and ts; and (4) my > mx, where
mx, my, and mz represent directional components of
effective mass, respectively, and CDOSinv: and C
thickness
inv:
represent inversion-layer capacitance due to finite
density-of-states (DOS) and quantum-mechanical
thickness of inversion layers, respectively; D2D
represents the DOS of the two-dimensional (2D)
subband, and ts is the carrier velocity near the
source edge. In particular, a thinner tox, shorter Lg,
and lighter mx are better under a given D2D. The
selection of appropriate channel materials is based
on these considerations.
Table II shows the mobility and effective mass of
both electrons and holes, bandgap, DOS, and per-
mittivity of Si, Ge, and main III–V semiconductors.
The electron mobilities of III–V materials are
quite high, such that the enhancement factor of
electron mobility against Si can amount to 3 to 50 in
bulk Si. Such high mobilities could be attributed to
the light effective mass of the electrons. However,
there are also some fundamental deficiencies in
material properties, such as a typically low DOS,
small direct bandgap, and high permittivity, as
shown in Table II. Many difficult theoretical and
technological issues remain unsolved, which pro-
hibits mass production of CMOS devices using these
new materials. In the following sections, the current
progress and difficulties concerning these issues are
reviewed.
SiGe Channel
Due to their high mobility, pMOS devices with
compressively strained SiGe channels are promis-
ing. However, the small bandgap of Ge-rich mate-
rials inevitably leads to an increase in Ioff, which
Fig. 19. Schematic of a CMOS structure fabricated on a DSB bulk
substrate with SPE (Reprinted from Ref. 79 with permission. Copy-
right 2005, IEEE publisher).
Fig. 20. (a) Ion versus Ioff from nFETs on (100), (100) with SPE, and DSB with SPE, and (110) control; (b) Ion versus Ioff from pFETs on (100),
(100) with SPE, and DSB with SPE, Lpoly = 45 nm, EOT = 1.2 nm (Reprinted from Ref. 79 with permission. Copyright 2005, IEEE publisher).
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mainly consists of junction leakage and band-to-
band tunneling.87
High-performance devices are only fabricated on
selective SiGe-on-insulator (SGOI) or Ge-on-insu-
lator (GOI) regions to maintain low Ioff. A method of
epitaxial growth using a SiGe layer with an initially
low Ge fraction and a local Ge-condensation tech-
nique87 has been developed to form compressively
strained SGOI channels, allowing fabrication of
MOSFETs with very high Ge fractions in selected
regions on SOI substrates.82
The fabrication process is shown in Fig. 21. First, a
low-Ge-fraction SiGe layer is grown epitaxially on an
SOI substrate by low-pressure chemical vapor depo-
sition. This is followed by conventional local oxida-
tion of silicon (LOCOS) isolation to form a recessed
channel underneath. After stripping the LOCOS
layer, a second oxidation is performed to grow the
gate oxide at 900C. Using this process, pMOS de-
vices with Ge-rich (up to 96%) strained SiGe layers
are fabricated locally in selected areas and exhibit
significant enhancements in hole mobility up to 10
times that of control devices.
The combination of uniaxial compressive stress
with SiGe (Ge) channel materials can potentially
provide stress greater than 1 GPa. The lateral
strain relaxation technique is proposed for this
purpose.88 Preserving the strain along the channel
direction while relaxing it along the width direction
is the key to this technique. Moreover, the elastic
strain relaxation from pattern edges effectively
suppresses dislocation nucleation. Therefore, dislo-
cation-free SGOI channels with only longitudi-
nal compressive stress along the channel can be
realized.
The fabrication process is compatible with that of
standard CMOS technology, except for the com-
pressively strained SGOI substrates formed by the
above-mentioned Ge-condensation technique. One
minor flaw is the thicker gate oxide compared with
that of control devices because of the Ge-induced
enhancement of the oxidation rate. In Fig. 22, the
fabricated pMOS on uniaxially strained SGOI (Ge
content 20%) exhibits a high mobility enhancement
of 100% and Ion enhancement as high as 80% over
control devices. This enhancement effect could be
maintained at high vertical field as well as in the
short-channel regime.
A Si cap layer is always deposited on the SiGe
channel to reduce interface trap density and gate
leakage. However, avoiding the Si capping layer is
necessary to further scale down the gate oxide due
to Ge-enhanced Si oxidation. Therefore, an opti-
mized epitaxial SiGe on Si and high-k dielectric/
metal gate process is proposed.89 The formation of
high-quality epitaxial SiGe films with optimized Ge
concentration as well as excellent wafer uniformity
and HfSiO2 gate dielectrics of improved interface
Table II. Electron and hole mobilities, electron and hole effective mass, bandgap, DOS, and permittivity for
Si, Ge, and typical III–V compound semiconductors (Reprinted from Ref. 86 with permission, copyright 2008,
IEEE publisher, and from Ref. 165 with permission, copyright 2010, American Institute of Physics)
Si Ge GaAs InP InAs InSb
Electron mobility (cm2/Vs) 1600 3900 9200 5400 42000 77000
Electron effective mass (m0) mt: 0.19 mt: 0.082 0.067 0.082 0.023 0.014
ml: 0.916 ml: 1.467
Electron DOS (/eVÆcm2) Valley 1 6.97 9 1014 5.01 9 1014 2.76 9 1013 3.34 9 1013 9.61 9 1012 5.85 9 1012
Valley 2 1.59 9 1014
Hole mobility (cm2/Vs) 430 1900 400 200 500 850
Hole Heavy 1.22 9 1014 5.6 9 1013 1.95 9 1014 2.5 9 1014 6.27 9 1013 1.79 9 1014
DOS (/eVÆcm2) Light 1.05 9 1014 8.94 9 1012 3.13 9 1013 3.71 9 1013 3.59 9 1012 6.27 9 1012
Split-off 1.21 9 1014 3.51 9 1013 7.1 9 1013 7.09 9 1013 5.85 9 1013 7.94 9 1013
Hole mHH: 0.49 mHH: 0.28 mHH: 0.45 mHH: 0.45 mHH: 0.57 mHH: 0.44
Effective mass (m0) mLH: 0.16 mLH: 0.044 mLH: 0.082 mLH: 0.12 mLH: 0.035 mLH: 0.016
Bandgap (eV) 1.12 0.66 1.42 1.34 0.36 0.17
Permittivity 11.8 16 12 12.6 14.8 17
Fig. 21. Fabrication procedure for strained SGOI MOSFETs by a
local condensation technique (Reprinted from Ref. 82 with permis-
sion. Copyright 2005, IEEE publisher).
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quality and surface roughness are critical. These
can be achieved by optimizing the temperature of
the Si substrate and partial pressure of the chemical
vapor deposition gases.
Figure 23 shows TEM images of a pMOS archi-
tecture with a HfSiO2 gate dielectric/metal gate
deposited on an epi-SiGe channel. HfSiO2 remains
amorphous with a visible SiO2 interfacial layer. The
resulting gate stack of HfSiO2 on the SiGe channel
exhibits minimal C–V hysteresis (<20 mV) and low
gate leakage current (3 9 102 times lower than
SiO2/Si channel) at an EOT of 14 A˚. High Ion is
achieved through the effective suppression of off-
state leakage. Vth roll-off, Subthreshold slope (Ss),
and gate-induced drain leakage (GIDL) decrease
when Ge% increases due to the variation in the
bandgap Eg and dielectric constant of the SiGe
channel.
Threshold voltage (Vth) variation and strain
maintenance are also important concerns for
aggressively scaled strained MOSFETs. By adopt-
ing millisecond flash annealing, the severe issues of
Ge diffusion and strain relaxation during source/
drain activation may be solved. pMOS devices with
high Ge% (50%) in their SiGe channels demonstrate
2.89 mobility gain with superior NBTI (<30 mV)
reliability.80 Vth can be flexibly controlled by Ge% in
the SiGe channel and the Si cap effect. High Ge%
(50%) as well as preserved strain in the SiGe layer is
achieved even at high temperature, resulting in low
(0.2 V to 0.3 V) and tight Vth distributions
(dVth < 30 mV) at low EOT (1 nm).
Germanium (Ge) Channel
A Ge channel can be considered as the extreme
case of a SixGe1x channel (i.e., when x is 0). How-
ever, band-to-band tunneling due to the small
bandgap of Ge90 must be carefully optimized as
downscaling is pursued. Although large-diameter
Ge wafers are available, one may resort to strained-
Si/strained-Ge heterostructure MOSFETs on bulk
substrates, which can be fabricated by a bond and
etch-back technique.91 High-mobility carriers in
strained-Ge channels are confined in strained-Si/
strained-Ge heterostructures with discontinuous
valence bands. To deposit Ge layers as smooth,
atomically flat, relaxed interfaces, Si1xGex dislo-
cation blocking layers can be used to fabricate
high-mobility Ge-channel pMOSs.92,93 This process
is quite interesting, because it facilitates Si/Ge
integration.
With regards to Ge channels for nMOS devices,
the small process window is a hindrance to appli-
cation. Depositing a stable gate stack and improving
dopant activation in the source/drain remain chal-
lenging.94,95 Therefore, most work focuses on
Ge-channel pMOS devices.
The problems with Ge MOSFETs are low inter-
face quality,96 high leakage, compromises between
high channel mobility and low band-to-band tun-
neling leakage, and compatibility with the tradi-
tional CMOS process. The problems of broadening of
the energy band as described by quantum mechan-
ics and understanding the activation and diffusion
mechanism of Ge in Si are also urgent. These criti-
cal issues could cause researchers to resort to gate
dielectric/channel interface optimization, source/
drain engineering, new gate stack, and device
architecture integration. Among these strategies,
the most effective strategy is to engineer the
interface.
Slot-plane-antenna (SPA) radical oxidation of Ge
could provide high-quality GeO2/Ge interfaces, as
the atomic oxygen radical (O*) is more active than
molecular oxygen (O2). Consequently, it can effec-
tively repair oxide defects. GeO2 grown by such SPA
radical oxidation is amorphous, and the GeO2/Ge
interface is smooth with a low density of interfacial
states.97
Surface passivation is another effective way to
achieve smooth interfaces. A 4-nm-thick defect-free
silicon capping layer on an ultrathin strained Ge
channel could improve the mobility and reduce the
leakage current significantly.90 The improved
interface between Ge and the gate dielectric
accounts for the improvement in hole mobility in
Fig. 22. Cross-sectional TEM images of 30-nm-Lpoly strained SGOI
pMOS (Reprinted from Ref. 88 with permission. Copyright 2006,
IEEE publisher).
Fig. 23. TEM images of a gate stack with HfSiO2 high-k gate
dielectrics and metal gates fabricated on high-quality epitaxial SiGe
layers selectively grown on Si(100) substrates (Reprinted from
Ref. 89 with permission. Copyright 2008, The Japan Society of
Applied Physics).
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Ge-channel pMOS devices with Si capping layers.
At low effective field (Eeff), the reduction of Coulomb
scattering due to the separation of mobile carriers
from interface charges by inserting a Si layer, as
well as the reduction in the density of Coulomb
scattering centers, is believed to contribute to the
mobility enhancement. However, at high Eeff, the
reduction in the surface roughness due to
the change in the channel region from SiO2/Si
interfaces to Si/Ge interfaces is responsible for the
mobility enhancement.98
It is critical to control the thickness of the capping
Si layer precisely, because excessively thick Si cap-
ping layers cause mobility degradation. This deg-
radation is ascribed to generated dislocations, which
result in spatial strain distribution in Si.98 A small
change in the thickness of the Si capping layer will
strongly affect electrical parameters such as hole
mobility and drive current.99 The optimal Si thick-
ness is about 0.8 nm, which produces the peak
mobility.100
The mobility variation can be explained by the
charged centers in the gate oxide and strong remote
Coulomb scattering due to defects at the Si/SiO2
interface.101 The fact that the increase in Ion is in-
versely proportional to the EOT reveals the impor-
tant scattering mechanisms due to defects located
within the gate dielectric.
Although a Si capping layer could be employed on
top of relaxed Ge,102 it results in a buried channel.
For Ge-channel devices, a high-k dielectric/metal
gate is indispensable, because native Ge oxide is
water soluble. Additionally, Ge-channel devices
cannot withstand high-temperature annealing due
to Ge diffusion.
A low-thermal-budget (£400C) process to fabri-
cate Ge MOS devices, in which a high-k gate
dielectric (ZrO2) of 6-A˚ to 10-A˚ EOT and platinum
gate electrode are used, has been demonstrated.103
A novel self-isolated process is employed to simplify
the fabrication of a ring transistor. The key to this
process is the formation of the gate stack and
source/drain junction. The high-k dielectric is
formed by ultrahigh vacuum (UHV) sputtering of
20-A˚ to 30-A˚ Zr films followed by in situ UV ozone
oxidation at room temperature. The resulting
Ge/ZrO2 interface offers excellent C–V characteris-
tics. The Pt gate electrode is formed by a lift-off
process. BF2 is implanted in a lightly Sb-doped Ge
substrate, which is covered by low-pressure chemi-
cal vapor deposition (LPCVD) SiO2. Activation of
dopants is performed at 400C in a N2 atmosphere.
Dopants are sufficiently activated, and a low sheet
resistance is attained. The resulting pMOS device
shows low field mobility, twice that of Si MOSFETs.
To further scale the EOT, molecular-beam epi-
taxy/deposition (MBE/MBD) techniques have been
exploited for fabrication of Ge pMOS devices with
TaN/HfO2 gate stacks.
96,104 An ultrathin Ge oxy-
nitride layer is deposited as the interfacial layer
between HfO2 and Si. The resulting EOT is 0.7 nm
thick after quantum-mechanical correction, and the
gate leakage is extremely low,96 which indicates
that MBD offers advantages over conventional
processes. The hole mobility is enhanced by a factor
of 2, as compared with TaN/HfO2/Si control devices
without interfacial Ge oxynitride layers.
Plasma-PH3 and thin AlN between a high-k film
and Ge substrate as surface passivation layers are
efficient in suppressing the formation of GeO and
preventing Ge outdiffusion, resulting in improved
interfaces in nMOS devices with extremely low
leakage. Enhancements in hole (1.69) and electron
mobility (1.89) are obtained under optimized pos-
tannealing conditions.83
It is necessary to avoid the formation of GeO2 at
high-k/Ge interfaces to achieve thin EOT. There-
fore, an approach to form a Sr germanide layer as
an insulating interlayer for the high-k/Ge gate stack
has been proposed to avoid the formation of a Ge
oxide interlayer. The corresponding high-k/Ge
pMOS with low gate leakage designed for ultrathin
EOT (1 nm) and high hole mobility (481 cm2/Vs) has
been fabricated.105 The standard high-k/gate-last
process is applied with a slight modification to the
Sr deposition process, and an MBE apparatus is
used to provide an oxide-free Ge surface. A ther-
mally stable amorphous SrGex interlayer exists at
the high-k/Ge interface without diffusing into the
high-k film after annealing at 400C, which provides
fair interfacial properties and EOT scalability.
Another gate dielectric that could be used is Ge
oxynitride (GeON) and a low-temperature oxide
(LTO) stack, where GeON is formed by nitridation
of a thermally grown Ge oxide.106,107 A smooth
interface between Ge and Ge oxynitride is produced,
and no interface between GeON and LTO is
observed, as shown in Fig. 24. The drive current and
transconductance of the fabricated pMOS devices
are high compared with Si control devices. Excellent
Fig. 24. TEM image of Al/LTO/GeON/Ge stack. A smooth interface
between Ge/GeON is achieved using this GeON process (Reprinted
from Ref. 106 with permission. Copyright 2003, IEEE publisher).
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subthreshold characteristics with 82 mV/dec are
attributed to low interface trap density as well as
low leakage junction.
To solve the problems of high resistance and deep
junctions due to low dopant solubility in Ge and fast
dopant diffusion, Schottky barrier source/drain Ge
transistors with intrinsic low thermal annealing
temperature are considered an alternative solution.
Excellent performance of pMOS devices with thin
GOI channels using Pt germanide Schottky barrier
source/drain with low barrier height has been
demonstrated.108 The buried oxide and Si substrate
are used as a gate dielectric and a bottom gate
electrode, respectively, as shown in Fig. 25. The
reaction of Pt with Ge leads to the formation of Pt
germanide, which exhibits an extremely low Scho-
ttky barrier height, reducing the parasitic source/
drain resistance greatly. GOI substrates are
prepared by using Ge-condensation technology,87
followed by conventional Schottky Barrier MOSFET
processing. A high hole mobility with an enhance-
ment of 40% to 50% against the universal hole
mobility of Si MOSFETs is obtained for the accu-
mulated GOI channel.
Fabricating Ge pMOS devices on ultrathin layers
of insulator is advantageous in terms of increasing
the bandgap and better Vth control. A method of
localized GeOI on Si substrates with Ge-condensa-
tion based on silicon-on-nothing (SON) technology
has been developed.109 The process is presented in
Fig. 26. Nonuniform ultrathin Ge (8 nm) on buried
dielectrics in source/drain areas makes it impossible
to obtain Ge raised source/drain and germanidation,
thus causing high access resistance, which is
responsible for drive current degradation. A new
process that uses direct Ge epitaxy, as shown in
Fig. 27, has been proposed to overcome this issue.110
Ultrathin pure Ge capped with thin Si epitaxial
layers is directly integrated just under the gate of
localized-SOI devices that benefit from high-mobility
channels without the associated penalty of degraded
parasitic resistance. Junctions in Si areas are acti-
vated by SPE with Ge amorphization of Si junctions.
Boron atoms are implanted for the formation of
extensions. Crystallization annealing is performed
at 600C to activate the dopants. Ge is only localized
below the gate stack. NiSi silicidation is performed
after the SPE process. The latter approach seems to
be compatible with the low parasitic resistance
requirement for performance improvement. Func-
tional localized-GeOI pMOS transistors scaled down
to 75-nm gate lengths with drive currents up to
600 lA/lm at 1.1 V have been demonstrated.
Fig. 25. X-ray secondary emission microscopy (XSEM) image of
thin-body GOI Schottky-barrier MOSFET with Pt germanide source/
drain (Reprinted from Ref. 108 with permission. Copyright 2005,
IEEE publisher).
Fig. 26. Process flow description: localized-GeOI technology is based on SON technology. LDD II: Lightly-doped-drain ion implementation,
BEOL: back end of the line, ONO: SiO2/Si3N4/SiO2, SD II: source/drain ion implementation (Reprinted from Ref. 110 with permission. Copyright
2008, IEEE publisher).
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Fabrication of Ge nMOS devices is challenging for
the reasons outlined above. The intrinsically low
density of states in conventional (100) channel
directions and the high conductivity effective mas-
ses of electrons that populate L valleys are believed
to be the major causes of the low electron mobility
and carrier concentration, resulting in the relatively
low on-state current of Ge nMOS devices.111 The
first conventional, self-aligned Ge nMOS device
with fully activated phosphorus-doped Ge source/
drain junctions was demonstrated in Ref. 112. The
fabrication process is a standard planar bulk pro-
cess with improved low-temperature junction
annealing performed to minimize junction leakage.
GeON and a LTO stack with a total equivalent oxide
thickness of 8 nm and a W gate electrode are used
as the gate stack. Device characteristics are less
than satisfactory, with a subthreshold slope of
150 mV/dec and an on–off current ratio of only 104.
Breakthroughs in Ge nMOS fabrication have been
recently reported. Fast traps due to the charge
neutrality levels (i.e., interface donor and acceptor
states close to the valence band)113–115 make con-
tributions to the reduction of nMOS inversion
mobility. The related density of interface states
could be significantly reduced by improving GeO2
quality by ozone oxidation.116 Low-temperature
dopant activation is also required to suppress Ge
suboxides. Slow traps in the bulk and borders of
high-k dielectric due to the low conduction-band
offset of GeO2 and large source/drain series resis-
tance due to the insufficient activation of n-type
dopants are considered the major causes of nMOS
performance degradation. The highest electron
mobility for Ge nMOS devices (1.59 universal Si
mobility) has been determined by Hall measure-
ments, which excludes the effects of source/drain
series resistance and trapping states.117
Another experiment also reports a high electron
mobility greater than 1000 cm2/Vs by careful ther-
modynamic and kinetic control of the Ge/GeO2
interface on Ge(111).118 High-pressure oxidation
(HPO) and post-low-temperature oxygen annealing
(LOA) processes have been developed to suppress
GeO desorption and reduce the density of interfacial
states, respectively. The physical nature is well
explained through the kinetic and thermodynamic
control of the GeO2/Ge system.
119 This interface-
conscious nMOS fabrication is implemented by gate-
last processing at a relatively high phosphorus
activation temperature (580C). Further progress
should focus on eliminating scattering by charged
interface states and surface roughness.
In addition to interface engineering, source/drain
junctions are also critical issues for Ge nMOS
devices, because the implanted As and P have low
solubilities and large diffusion constants. For fair
interface quality, the activation temperature should
be as low as possible, which makes it difficult to
form a source/drain that simultaneously has low
resistance and small junction leakage. Metalorganic
vapor-phase epitaxy (MOVPE)-based gas-phase
doping (GPD) has been explored to yield superior
n+/p junctions in Ge by reducing damage and crystal
Fig. 27. Process flow description of the localized ultrathin GeOI technology with pure Ge epitaxy (Reprinted from Ref. 110 with permission.
Copyright 2008, IEEE publisher).
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defects.120 Both the As diffusion constant and
junction leakage are significantly reduced. Benefit-
ing from the GPD and low interface states, the
fabricated nMOS device exhibited electron mobility
as high as 840 cm2/Vs.
Obtaining highly active sources/drains through
low-temperature annealing for the integration of
high-performance Ge CMOS devices is challenging.
Metal (Co)-induced dopant activation (Co MIDA)
and Ge crystallization are used to achieve very low
series resistance (2.23 9 104 X cm) and shallow
(92 nm) source/drain junctions with a high degree of
dopant activation fabricated at low temperatures
(below 380C).121 Figure 28 shows Ge nMOS and
pMOS devices with a GeO2/Al2O3/Al gate stack and
a novel source/drain formed by Co MIDA; these
were fabricated on epi-Ge (at 360C) and bulk Ge (at
380C), respectively. The fabricated Co MIDA n+/P
junction diode has an on/off ratio of 104, and the
resulting Ge nMOS and pMOS devices provide a
reasonable Ion/Ioff ratio (10
3) and a high Ion per
width (1.4 lA/lm for nMOS and 1.17 lA/lm for
pMOS at Lg = 100 lm).
Ultrashallow junctions with highly reduced
contact resistance could also be achieved by the
combination of high-concentration Sb d-doping
techniques with the formation of atomically con-
trolled metal/Ge.122 MBE Sb doping followed by
homoepitaxial growth of Ge not only avoids ion
implantation and thermal activation annealing, but
also provides precisely controlled shallow doping
depth. An atomically controlled interface between
metal/Ge could alleviate Fermi-level pinning in
metal/Ge contacts.123,124 Ohmic conductance of
Fe3Si/Ge Schottky junctions is obtained with Sb
concentrations as high as 1020 cm3 for Ge(111).
Doped epi-Si passivation layers for n-Ge contacts
could even eliminate Fermi-level pinning effects by
incorporating an NiGe snow-plow to achieve contact
resistivity as low as 2 9 106 X cm.125
Uniaxial stress is believed to be indispensable for
the performance enhancement of Ge nMOS to sat-
isfy the high-performance specifications of the
ITRS-defined 22-nm technology node.97 For Ge
CMOS integration, a combination of a SOI nMOS
device with tensile strain and a GOI pMOS device
with compressive strain on the same wafer is pro-
posed,83,126 combining multiple selective growth
with the local Ge-condensation technique, as shown
in Fig. 29. Strained-Si layers as n-channels are
selectively grown on p-well regions of the relaxed
SGOI substrates that are formed during the first
condensation process. Strained-SGOI layers with
Ge content of 66% are formed as p-channels on the
n-well regions after the second condensation pro-
cess, resulting in compressive strain of 1.3%. Con-
ventional SiO2/poly-Si is used as the gate stack. The
Fig. 28. Ge nMOS and pMOS process flow at sub 380C. (a, b) The
same process steps are applied for both nMOS and pMOS, but (c)
different activation temperatures for source/drain are used (360C for
nMOS and 380C for pMOS in RTA) (Reprinted from Ref. 121 with
permission. Copyright 2008, IEEE publisher).
Fig. 29. Schematics of fabrication procedures and device structures
of dual Ge CMOS integration (Reprinted from Ref. 126 with per-
mission. Copyright 2005, IEEE publisher).
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fabricated CMOS devices show over fourfold higher
hole mobility enhancement in the GOI pMOS
structure and a comparable current drive to that of
the strained-Si nMOS structure.
There is a debate over whether GeOI by Ge con-
densation is an appropriate substrate for integra-
tion,127 as GeOI pMOS suffers from, among other
things, parasitic leakage at the back Ge/buried
oxide (BOX) interface, which degrades the Ion/Ioff
ratio.128 Schottky–Read–Hall and trap-assisted
tunneling contribute to this leakage at high tem-
perature, whereas dominant band-to-band tunnel-
ing produces strong accumulation.129 Although the
leakage could be reduced by silicon passivation at
the Ge/BOX interface, the mobility decreases as the
thickness of the silicon capping layer increases.130
Moreover, the thick layer fabricated by Ge-conden-
sation technology may only be suitable for advanced
device structures such as FinFETs for fully depleted
applications.
Group III–V Material Channels
Group III–V materials, which include GaAs,
InGaAs, and InAs, could be a source for channel
materials with high carrier mobilities, as shown in
Table II; these materials are considered strong
contenders to replace Si in strained-Si channels for
logic applications beyond the 22-nm node.59,131,132
However, applying new substrate materials causes
tremendous difficulties due to the deviation from
the well-rounded Si process platform. The most
urgent challenge is the lack of high-quality and
thermodynamically stable gate dielectrics. Other
intractable problems are the formation of low-
resistance CMOS-compatible ohmic contacts and
the achievement of high dopant activation, as the
gold-based contact technologies that are commonly
used for compound semiconductors cannot be
employed for CMOS device integration.
The most critical challenge for III–V MOSFETs is
the realization of high-quality metal–insulator–
semiconductor (MIS) interfaces. The introduction of
high-k materials or back-gate modes could greatly
improve the interface quality.131–135 The require-
ments for high-k gate stacks are scalability, low
leakage, thermal stability, and passivation of
surface traps.135
a-Si passivation could provide excellent interfaces
between Al2O3 gate dielectrics and In0.7Ga0.3As
channels by reducing the interface state density for
high-performance In0.7Ga0.3As-channel MOSFETs.
136
Removing native oxides and surface As pileup on
In0.53Ga0.47As is critical for surface self-cleaning by
atomic layer deposition HfO2.
137 In situ plasma PH3
surface passivation benefits the fabrication of InG-
aAs MOS devices with HfO2/TaN and HfAlO/TaN
gate stacks.131 The process flow and a device sche-
matic are shown in Fig. 30. MBE is used to grow
200-nm phosphorus-doped 1 9 1018 cm3 InP buffer
and 500-nm phosphorus-doped 1 9 1017 cm3 In0.53-
Ga0.47As, where Zn is used as the p-type dopant. After
a 10% HCl pre-gate cleaning and (NH4)2S treatment,
plasma PH3 passivation at 430C for 60 s is per-
formed, followed by HfO2/HfAlO/TaN deposition,
which is patterned as a gate stack. The source/drain
is implanted with silicon, and Au or Pd contacts are
deposited as source/drain front contacts. The results
show that plasma PH3 passivation effectively
improves interface quality, minimizes leakage, and
increases electron mobility (1600 cm2/Vs), thus
resulting in significantly reduced Ss (96 mV/dec at
room temperature) and increased Ion (401 mA/mm at
Vg and Vd of 3 V) of the fabricated InGaAs nMOS.
A surface-channel GaAs nMOS process has been
developed;132 it incorporates several advanced pro-
cess modules such as an in situ surface passivation
scheme for the formation of the TaN/HfAlO/GaAs
gate stack with high interface quality, silicon and
phosphorus co-implanted source/drain for high
dopant activation, and CMOS-compatible PdGe
source/drain ohmic contacts that alleviate gold-
contact contamination problems. An oxidized Si
interfacial layer (1 nm) is formed between HfAlO
Fig. 30. Process flow and device schematic of self-aligned gate-first InGaAs channel MOSFET (Reprinted from Ref. 131 with permission.
Copyright 2008, IEEE publisher).
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dielectric and GaAs during the in situ surface pas-
sivation process, as shown in Fig. 31. Good device
characteristics are obtained with a high drain cur-
rent on/off ratio of 105 and a high peak electron
mobility of 1230 cm2/Vs.
Parasitic resistance constitutes a large problem
for III–V channel MOSFETs. This problem becomes
severe if devices are fabricated by non-self-aligned
methods, which could result in large parasitic
resistance due to the separation between gate and
source/drain.138 The first III–V n-MOSFETs with
self-aligned contact technology to be demonstrated
were GaAs MOSFETs.139 A SiGe epitaxy layer is
formed in GaAs source/drain, and Ni is deposited to
form NiGeSi ohmic contacts. Heavily doped n+
source/drain is achieved by Ge and Si diffusion into
GaAs. The contact resistivity of NiGeSi on Si piled
up n-GaAs is determined to be as low as
5.7 9 104 X/cm2. Self-aligned gate technology has
also been developed for InGaAs high-electron-
mobility transistors. The process combines lift-off
and double-exposure e-beam lithography. The novel
structure leads to very low parasitic gate capaci-
tance. The nonalloyed Mo-based ohmic contacts
result in very low contact resistance (7 X lm).140
Recently, performance breakthroughs in reducing
contact resistance have been made by carefully con-
sidering the surface conditions before metal deposi-
tion. In situ ohmic contacts between Mo/InGaAs
without vacuum break are obtained, achieving con-
tact resistivity as low as (1.1 ± 0.6) 9 108 X/cm2.141
By carefully treating the surface with UV-ozone/HCl
and atomic H, ex situ ohmic contacts with (1.1 ±
0.6) 9 108 X/cm2 have also been achieved.142
The solid solubilities of dopant impurities in III–V
semiconductors are always low; thus, we could
resort to metal source/drain structures. Self-aligned
metal source/drain InGaAs MOSFETs could be
achieved by using Ni-InGaAs alloy.143 The low
Schottky barrier height for n-InGaAs could be
modulated by the In content, with a sheet resistance
of Ni-InGaAs alloy as low as 25 X/h. This low
resistance is only one-third of that obtained by doping
donor impurities into InGaAs up to the solid solubil-
ity limit (80 X/h). Another significant advantage of
this process is its extremely low annealing tempera-
ture, which can be as low as 250C.
Introducing new device architectures in III–V
MOSFETs could suppress short-channel effects and
provide additional performance enhancement.
There are many problems associated with the for-
mation of high-quality III-V group materials on
insulator (III-V-O-I) layers: (1) further suppression
of the generation of dislocations, point defects, and
antiphase domains; (2) III-V-O-I thickness control
under ultrathin regime; and (3) control over surface
flatness and edge shapes of III-V-O-I films. Direct
wafer bonding (DWB) technology is considered to be
a promising method to prepare high-quality III–V
films on insulators.144
Ultrathin-body InGaAs-on-insulator nMOS
devices fabricated by DWB on a Si substrate with
Fig. 31. Schematic and TEM images showing TaN/HfAlO gate stack formed with an in situ surface passivation process as well as a PdGe ohmic
contact technology (Reprinted from Ref. 132 with permission. Copyright 2008, IEEE publisher).
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metal source/drain have been demonstrated.134
Figure 32 shows the process flow with emphasis on
plasma-assisted DWB. The III-V-O-I interface
where the actual channel exits is away from serious
damage during the bonding process, therefore pro-
ducing a fair interface between the gate dielectric
and channel. Excellent characteristics with high
electron mobilities of 1000 cm2/Vs are achieved
due to the enhancement factor of 1.59 in the elec-
tron mobility as compared with control Si nMOS
devices.
Introducing strain technologies could further
enhance carrier mobility in III–V MOSFETs.
In situ-doped lattice-mismatched source/drain
stressors for III–V nMOSs are used to induce lateral
tensile by In0.4Ga0.6As source/drain in the In0.53-
Ga0.47As channel, as well as for series resistance
reduction.145 Be is used as a p-type acceptor impu-
rity. The key process includes SiH4 + NH3 passiv-
ation of the interface between In0.4Ga0.6As and
HfAlO, In0.4Ga0.6As source/drain recess etching,
and selective epitaxy of in situ-doped In0.4Ga0.6As
process. Significant Ion enhancement in InGaAs
nMOSs is obtained.
There is a significant challenge in identifying
high-mobility III–V pFET candidates, as there are
less promising materials for hole transport due to
intrinsic disadvantages such as low hole mobility
compared with strained Si.146 Most researchers are
looking into antimonides as possible p-channel
materials for pMOS devices. The III-Sb materials
are garnering attention for application in deeply
scaled devices due to their lower in-plane hole
effective mass in strained heterostructures, sim-
plicity of band engineering,147 reduced leakage, and
improved ohmic contacts. Strain technologies, as
performance enhancers for III–V channels in pMOS
devices, are necessary.16 Based on band edge and
lattice constant considerations, InSb, InGaSb, and
GaSb grown on GaAs substrate using solid-source
MBE could achieve large biaxial compressive stress.
The AlGaSb buffer layer accommodates lattice
mismatch, thus minimizing dislocations/defects
near the channel layer. High hole mobilities are
obtained (1230 cm2/Vs, 960 cm2/Vs, and 860 cm2/Vs
for InSb,148 InGaSb,149 and GaSb,150 respectively)
due to strain and confinement effects by a large
valence-band offset.
pMOS devices show even greater improvements
through uniaxial compressive stress, similar to Si
devices, and these improvements are particularly
prominent in InSb/GaSb devices due to their lower
elasticity constant.151 Biaxial compressive strain
could also be explored for hole mobility enhancement.
By combining atomic layer deposition Al2O3 with low
defects in InxGa1xSb pMOS, device performance
would even exceed that of its Ge counterpart.152 At
the same time, nMOS devices do not benefit from
uniaxial stress but show enhancements via biaxial
tensile stress using the representative prototypical
GaAs MOSFETs. Hence, strain-enhanced III–V
pMOS devices and high-mobility III–V nMOS devices
show promise for incorporation as CMOS channels at
the sub-22-nm technology node.153
Heterogeneous integration of III–V or Ge mate-
rials on Si substrates is attractive because of its
compatibility with mainstream Si CMOS platforms
without the need for developing large-diameter III–
V (Ge) substrates. Among such devices, the InGaAs
quantum-well field-effect transistor on a Si sub-
strate154 is one of the most promising candidates for
high-speed and low-power digital logic applications
due to its high electron mobility, large C-to-L valley
separation, and good short-channel performance. As
shown in Fig. 33, a thin composite metamorphic
buffer architecture consisting of GaAs and graded
InxAl1xAs layers by MBE is applied to fabricate the
In0.7Ga0.3As quantum well (QW) structure on Si. A
2-nm InP upper barrier layer and a 4-nm TaSiOx
high-k gate dielectric form a composite TaSiOx-InP
gate stack. The Lg = 75 nm n-type In0.7Ga0.3As
QWFET on Si with this composite high-k gate stack
achieves a high transconductance of 1750 lS/lm
and high drive current of 0.49 mA/lm at
Vds = 0.5 V, as shown in Fig. 34.
155
There is a significant problem with DWB tech-
nology for fabricating III–V materials (i.e., InP) on
Si substrates, because III–V wafers with large
diameters and smooth surfaces are unattainable.156
MBE could also be applied for fabricating III–V
Fig. 32. Process (a) and schematic illustration (b) of metal source/drain III-V-O-I MOSFET on Si with back gate, fabricating on III–V-on-insulator
substrate using DWB. ECR: electron cyclotron resonance (Reprinted from Ref. 134 with permission. Copyright 2009, IEEE publisher).
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heterointegrated on a Si substrate, but the areal
defect density and surface roughness require con-
tinuous improvement.157 It is challenging to obtain
good quality (low defectivity) III–V heteroepitaxial
layers on large-diameter Si wafers to ensure
manufacturability and volume production on large-
area wafers, and thick buffer layers are required to
minimize defects.
‘‘Aspect ratio trapping’’ (ART) technology provides
a solution to integrate III–V materials or Ge with
silicon CMOS.158 In ART, dislocations are elimi-
nated by trapping them at the bottom of deep, nar-
row trenches using standard bulk STI technology,
producing a low-dislocation region at the top of the
trench. In this way, low-defectivity thin hetero-
epitaxial layers of Ge,159–161 InP,162 and GaAs163 or
InGaAs164 may be obtained, which allows integra-
tion of high-mobility channel devices directly on Si.
As shown in Table I, channels using III–V mate-
rials with high bulk electron mobility are beneficial
for the realization of higher electron mobility and
high current in nMOS devices. Ge has the highest
hole mobility among Si and III–V materials.
Therefore, the best CMOS structure in terms of
drive current should be a combination of a III–V
semiconductor nMOS and Ge pMOS. A drawback
of III–V channels, which usually have larger
permittivity than Si and Ge, is the deteriorated
short-channel effects; thus, optimization of device
structures might be needed. SOI structures on Si
substrates can minimize the influence of impurities
from the Si standard processing and apparatus,
allowing for the combination with a Si platform.
Fig. 33. Schematic of In0.7Ga0.3As QWFET on silicon with com-
posite 4-nm TaSiOx-2 nm InP composite gate stack (tOXE = 22 A˚)
(Reprinted from Ref. 155 with permission. Copyright 2009, IEEE
publisher).
Fig. 34. Transfer (a) and output (b) characteristic profiles of Lg = 75 nm In0.7Ga0.3As QWFET with composite 4-nm TaSiOx/2-nm InP gate stack
(tOX = 22 A˚) (Reprinted from Ref. 155 with permission. Copyright 2009, IEEE publisher).
Fig. 35. Ultimate CMOS structure composed of the combination of
III–V semiconductor n-channel MOSFETs and Ge p-channel MOS-
FETs: (a) ultrathin-body CMOS, and (b) CMOS (Reprinted from
Ref. 84 with permission. Copyright 2006, Elsevier publisher).
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For the overall consideration of compatibility and
short-channel immunity, the ultimate CMOS
structure may resort to an ultrathin body or multi-
gate device on an insulator with a combination of a
III–V semiconductor nMOS and Ge pMOS,84 as
shown in Fig. 35.
CONCLUSIONS
Mobility enhancement technologies are facing
enormous challenges when scaling down MOSFET
dimensions. As device dimensions shrink, the per-
formance improvement resulting from SiC and SiGe
source/drain stressors and capping stress memo-
rized films is rapidly reduced. The strain may be
released in the form of dislocations at high tem-
perature and may thus form new interface states.
These interface states will, in turn, limit the
processing window of the thermal budget. The
increased effective electric field and quantum con-
finement effects in MOSFETs with shrunken
dimension offset the strain effects and lower hole
mobility. Consequently, co-optimizing the perfor-
mance of nMOS and pMOS devices becomes diffi-
cult. Interface engineering is the most critical
concern for Ge or III–V channel materials. Many
issues, such as parasitic effects, must be carefully
addressed for future implementation of new channel
materials.
Due to the deficiencies of individual mobility
enhancement technologies in improving device
performance, the combination of different technol-
ogies will be required to further improve device
performance with the promise of processing com-
patibility. Combination of CESLs with SiGe stress-
ors as well as with other technologies that offer
strain of different polarities has been carried out.
The combination of other mobility enhancement
technologies may also work, although the feasibility
of these combinations must be explored. Properly
characterized and implemented strain engineering
does not compromise or render long-term reliability.
CESL strain and SiC stressors with low concentra-
tions of defects are suitable for nMOS devices, and
SiGe stressors are suitable for pMOS devices in
terms of reliability issues. New processes with new
substrates either based on hybrid orientation or
composed of group III–V materials need to be
simplified.
The improved mobility offered by mobility
enhancement technologies continues to make these
technologies a promising and active area when the
device dimension is scaled down to 21 nm and be-
yond. Further efforts to understand the fundamen-
tal issues associated with the enhancement of device
performance, such as defect evolution and definitive
metrology, optimization of various strain techniques
in shrunken geometries, and reducing the costs of
new channel materials, are required before the
ultimate potential of strain engineering is applied in
the state-of-the-art transistor.
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